

United States Patent and Trademark Office

N

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/812,291	03/29/2004	Jerome J. Cartmell	EMS-06601	2259
	7590 07/16/200 AND SATURNELLI, L	•	EXAMINER	
200 FRIBERG	PARKWAY, SUITE 1		VO, THANH DUC	
WESTBOROUGH, MA 01581			ART UNIT	PAPER NUMBER
			2189	
			MAIL DATE	DELIVERY MODE
			07/16/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

~/
(L
•

	Application No.	Applicant(s)				
Office Action Summan	10/812,291	CARTMELL ET AL.				
Office Action Summary	Examiner	Art Unit				
	Thanh D. Vo	2189				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1)⊠ Responsive to communication(s) filed on 04 Ma	av 2007					
<u> </u>	action is non-final.					
<u></u>	, ——					
, <u> </u>	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims						
4)⊠ Claim(s) 1-20 is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-20</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or	election requirement.					
Application Papers						
9) The specification is objected to by the Examine	r.					
10) The drawing(s) filed on is/are: a) acce	epted or b) objected to by the E	examiner.				
Applicant may not request that any objection to the	drawing(s) be held in abeyance. See	37 CFR 1.85(a).				
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of:						
1.☐ Certified copies of the priority documents have been received.						
2. Certified copies of the priority documents have been received in Application No						
3. Copies of the certified copies of the priority documents have been received in this National Stage						
application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)	_					
Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4) Interview Summary Paper No(s)/Mail Da					
3) Information Disclosure Statement(s) (PTO/SB/08) 5) Notice of Informal Patent Application						
Paper No(s)/Mail Date 6) Other:						

DETAILED ACTION

1. This Office Action is responsive to the RCE filed on May 4, 2007. Claims 1-20 are presented for examination. Claims 1-20 are pending. All objections and rejections that are not repeated below have been withdrawn.

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

2. Claims 10-14 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

Claims 10-14 are claiming computer software stored in a "computer readable medium", which includes non-statutory embodiments, such as paper. Wherein, paper is machine readable by a scanner. It is noted that Applicant does not appear to have set forth "computer readable medium" in the specification to determine what that term does or does not include.

The specification of the current invention discloses memory/register to support the functionalities of the current invention; however, the memory as being disclosed in the current invention is utilized by the invention to store and retrieve data to perform other functionalities rather than specifically to store computer software that access data **memory** as being claimed in claim 10.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-6 and 10-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lai et al. (2004/0205384) in view of Pitts (6,052,308).

As per claims 1 and 10, Lai et al. disclosed a method of accessing data memory, comprising:

writing data to a first memory location and to a second memory location in response to a request to write data to a memory address that corresponds to both locations, wherein the first and second memory locations are mirrored (see page 2, par. 0024 and page 3, par. 0042, lines 1-10);

in response to a request to read data from the memory address, reading data from the first memory location or the second memory location (see page 3, paragraph 0042, lines 8-13); and

accessing data from the second memory location in response to a request to access data at the memory address when memory hardware corresponding to the first memory location has failed. See page 3, paragraph 0042, lines 10-13.

Lai et al. failed to teach the method of reading data from the memory locations based on load balancing. However, Pitts disclosed a method of reading the memory locations based on the load balancing (col. 5, lines 58-60). It would have been obvious

to one having an ordinary skill in the art at the time of the invention to modify the system of Lai et al. to combine with the method taught by Pitts. In doing so, it would provide a system with more operational flexibility as well improving the speed and data sensing performance as taught by Pitts in col. 4, lines 5-10.

As per claims 2 and 11, Lai et al. disclosed a method, wherein accessing the data memory includes requesting access to a specific one of the first and second memory locations. See page 3, par. 0042, lines 6-8.

As per claims 3 and 12, Lai et al. disclosed a method, wherein the memory address contains a portion that is common to both the first memory location and the second memory location. See Fig. 7, item 110, wherein the address of the first and second memory modules are the same.

As per claim 4, Lai et al. disclosed a method, wherein hardware coupled to the memory causes data written using the memory address to be automatically written to the first memory location and the second memory location. See Fig. 7, item 120 and Fig. 1, item 12, wherein memory controller is hardware device.

As per claims 5 and 13, Lai et al. disclosed a method, wherein software causes data written using the memory address to be written to the first memory location and the second memory location using a first set of commands that writes the data to the first memory location and a second set of commands that writes to the second memory

location. See page 3, par. 0042, lines 1-10. Furthermore, first and second set of commands are an inherent feature since a command is required in order to trigger the storage location in each of the memory module.

As per claims 6 and 14, Lai et al. failed to teach a method, wherein load balancing includes toggling at least one variable between a first state and a second state and wherein data is read from the first location when the at least one variable is in the first state and from the second location when the at least one variable is in the second state.

Pitts disclosed a method of toggling in the multiplexer between the two different states so that the data accessing is balanced between the upper memory cell and the lower memory cell. It would have been obvious to one having an ordinary skill in the art at the time of the Applicant's invention to recognize that it is advantageous to implement the load balancing method disclosed by Pitts into the system of Lai et al. to arrive at the invention claim in claims 6 and 14. The motivation of doing so is to provide a system with more operational flexibility as well improving the speed and data sensing performance as taught by Pitts in col. 4, lines 5-10.

4. Claims 7-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lai et al. (2004/0205384) in view of Pitts (6,052,308) and further in view of Hartwell et al. (2005/0160311).

As per claim 7, Lai et al. disclosed a method, further comprising:

coupling a director board to the memory (see Fig. 1, item 12); and

Lai et al. and Pitts failed to teach coupling one of: a host (mainframe), a disk, and a communications link to the director board.

Hartwell et al. taught that a host, a disk, and a communication link are connected to the memory system comprising a controller (director). See page 6, paragraph 0065, lines 4-9, and lines 11-18.

Lai, Pitts, and Hartwell are from the same field of endeavor, memory managing system.

It would have been obvious to one having an ordinary skill in the art at the time of the Applicant's invention to implement a host, disk, and communication into the system of Lai in order to arrive at the at the invention claim in claim 7. The motivation of doing so is enabling any system that requires fault tolerant memory to take the advantage of the system reliability and continuous performance as taught by Hartwell et al. in page 6, paragraph 0065 lines 1-4.

As per claim 8, Lai et al. substantially taught a method, further comprising: transferring data between the memory and the director board. See page 2, paragraph 0027, lines 4-6.

As per claim 9, although Lai et al. and Pitts did not explicitly disclosing a director board causing data to be transferred between the memory and one of: the host, the disk, and the communication link. However, Hartwell et al. disclosed a system

comprising a host (mainframe), a disk, and a communication link connected to a controller (director). Therefore, it would be readily recognized by one having an ordinary skill in the art at the time of the Applicant's invention to realize that coupling a host, disk, and communication link to the memory system comprising a memory controller inherently comprising a step of communicating among said components. The motivation of doing so is to let the host inherits the fault tolerant memory system and therefore, the memory controller will manage the data transferring between the memory modules with the respective disk drive, host, or communicating through a communication link to broadcast or sending the requested data from clients.

5. Claims 15-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lai et al. (2004/0205384) in view of Hartwell et al. (2005/0160311) and further in view of Pitts (6,052,308).

As per claim 15, Lai et al. disclosed a system, comprising:
an internal volatile memory (see Fig. 3, item M1); and
a plurality of directors (See Fig. 2, items 23a-23n) coupled to the memory; and
wherein each of the directors access the memory by writing data to first memory
location and to a second memory location in response to a request to write data to a
memory address that corresponds to both locations, wherein the first and second
memory locations are mirrored (see page 2, par. 0024 and page 3, par. 0042, lines 110); and

in response to a request to read data from the memory address, the directors read data from the first memory location or the second memory location (see page 3, paragraph 0042, lines 8-13); and

the directors access data from the second memory location in response to a request to access data at the memory address when memory hardware corresponding to the first memory location has failed. See page 3, paragraph 0042, lines 10-13.

Lai et al. failed to teach a plurality of disk drives. However, Hartwell et al. teaches a data storage device comprising of disk drives (see page 6, lines 11-17). It would have been obvious to one having an ordinary skill in the art at the time of the Applicant's invention to realize that it is advantageous to include at least one of the disk drive since the disk drive can be used to store software or firmware as taught by Hartwell et al. in page 6, lines 11-12.

Lai further failed to teach the directors are coupled to the disk drive and some of the directors are allow external access to the data storage device. However, Hartwell et al. teach a director (Fig. 1, item 108) that coupled to the disk drives said forth in the previous paragraph. It would have been obvious to one having an ordinary skill in the art at the time of the Applicant's invention to recognize that coupling directors to disk drives and allow the external access to the storage device is known in the computer art. In doing so, the method of data transferring is greatly improved since the director (controller) is managing the data access being executed by the central processor and communicate with the external components as taught by Hartwell in page 4, paragraph 0042, lines 1-14.

Furthermore, Lai et al. failed to teach the method of load balancing access request to the memory. However, Pitts disclosed a method of reading the memory location based on the load balancing (col. 5, lines 58-60). It would have been obvious to one having an ordinary skill in the art at the time of the Applicant's invention to modify the system of Lai et al. to combine with the method taught by Pitts. In doing so, it would provide a system with more operational flexibility as well improving the speed and data sensing performance as taught by Pitts in col. 4, lines 5-10.

As per claim 16, Lai et al. disclosed a system, wherein the directors request access to a specific one of the first and second memory locations. See page 3, par. 0042, lines 6-8.

As per claim 17, Lai et al. disclosed a system, wherein the memory address contains a portion that is common to both the first memory location and the second memory location. See Fig. 7, item 110, wherein the address of the first and second memory modules are the same.

As per claim 18, Lai et al. disclosed a system, wherein hardware coupled to the memory causes data written using the memory address to be automatically written to the first memory location and the second memory location. See Fig. 7, item 120 and Fig. 1, item 12, wherein memory controller is hardware device.

As per claim 19, Lai et al. disclosed a system, wherein software causes data written using the memory address to be written to the first memory location and the second memory location using a first set of commands that writes the data to the first memory location and a second set of commands that writes to the second memory location. See page 3, par. 0042, lines 1-10. Furthermore, first and second set of commands are an inherent feature since a command is required in order to trigger the storage location in each of the memory module.

As per claim 20, Lai et al. failed to teach a method, wherein load balancing includes toggling at least one variable between a first state and a second state and wherein data is read from the first location when the at least one variable is in the first state and from the second location when the at least one variable is in the second state.

Pitts disclosed a method of toggling in the multiplexer between the two different states so that the data accessing is balanced between the upper memory cell and the lower memory cell. It would have been obvious to one having an ordinary skill in the art at the time of the Applicant's invention to recognize that it is advantageous to implement the load balancing method disclosed by Pitts into the system of Lai et al. to arrive at the invention claim in claim 20. The motivation of doing so is to provide a system with more operational flexibility as well improving the speed and data sensing performance as taught by Pitts in col. 4, lines 5-10.

Response to Amendment

6. The affidavit filed on June 26, 2006 under 37 CFR 1.131 has been considered but is ineffective to overcome the cited reference.

The evidence submitted is insufficient to establish a conception of the invention prior to the effective date of the cited reference. While conception is the mental part of the inventive act, it must be capable of proof, such as by demonstrative evidence or by a complete disclosure to another. Conception is more than a vague idea of how to solve a problem. The requisite means themselves and their interaction must also be comprehended. See Mergenthaler v. Scudder, 1897 C.D. 724, 81 O.G. 1417 (D.C. Cir. 1897).

The affidavit or declaration and exhibits <u>must</u> clearly explain which facts or data applicant is relying on to show completion of his or her invention prior to the particular date. Vague and general statements in <u>broad terms</u> about what the exhibits describe along with a general assertion that the exhibits describe a reduction to practice "amounts essentially to mere pleading, unsupported by proof or a showing of facts" and, thus, does <u>not</u> satisfy the requirements of 37 CFR 1.131(b). In re Borkowski, 505 F.2d 713, 184 USPQ 29 (CCPA 1974).

On page 1, paragraph 5 of the Declaration, Applicant relying on pages 3-5, 11-14, and 20-25 of Exhibit A to describe the invention indicate by Applicant on page 2, paragraph 6 to show completion of his or her invention prior to the particular date. However, vague terms as shown each of the bullets such as "hardware", "memory board", "software implementation of the system" and "failover" are broad terms that

require further clarification to indicate that the invention shown in page 6 of the Declaration was conceived prior to the particular of the prior art.

Applicant must give a clear explanation of the exhibits pointing out exactly what facts are established and relied on by applicant. 505 F.2d at 718-19, 184 USPQ at 33. See also In re Harry, 333 F.2d 920, 142 USPQ 164 (CCPA 1964) (Affidavit "asserts that facts exist but does not tell what they are or when they occurred.").

Conclusion

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh D. Vo whose telephone number is (571) 272-0708. The examiner can normally be reached on M-F 9AM-5:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Reginald G. Bragdon can be reached on (571) 272-4204. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 10/812,291

Art Unit: 2189

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a

USPTO Customer Service Representative or access to the automated information

system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Thanh D. Vo Patent Examiner

AU 2189 9/07/2006

REGINALD BRAGDON SUPERVISORY PATENT EXAMINER **TECHNOLOGY CENTER 2100**

Page 13